The quick and easy way for a new Member to create a List account, or for an existing Member to upload an up-to-date CV into your account.
Notes:
CVs can be uploaded with .doc, .docx or .pdf file extensions.
.rtf files cannot be accepted on the system. For new Members, the CV will be used to create an initial account which, once verified, will create a link to enable you to register and complete a full List account; you will not be able to apply for a job, or network, until you have done so.
For existing Members, provided the e-mail address you use above corresponds to that already recorded in your account, the new CV will be added to your account. Additionally uploading a CV will be taken as your agreement to our data management policy and terms.
Eligibility to Join: You must be a serving or former member, including the reserves, of the UK Armed Forces to be able to join The List. Exceptionally, we do permit non-UK forces people, who have been embedded within the UK Armed Forces, to join: if you fall into this latter category please Contact Us before registering.
Registration is free and easy and provides access to additional facilities within this site.
If you wish to advertise a job please register as an Advertiser through the Add a Vacancy tab on the website not here.
PLEASE NOTE: once you click "Sign Up" above our system will send an instantaneous verification e-mail to the address you have entered above.
To confirm registration you will need to click on the link in that e-mail otherwise you will not have completed registration. (The e-mail will come from: membership@thelistuk.com - please check your junk/spam folder if you do not immediately see the mail in your inbox.
Senior IP Design Engineer
Job Summary
Advertiser
Salary / Rate
Posted
Infoplus Technologies UK Ltd
£300 - £450
28th February 2026
Location
Start Date
Belfast
Type
Job Sector
contract
IT, Telecoms & Digital
Job Description: Role: Senior IP Design Engineer Type: Contract Location: Belfast, UK Hybrid Job details: Design high-performance IP targeting FPGA/Adaptive SoC technology using SystemVerilog RTL. Deliver synthesis-ready designs meeting timing and integration requirements. Key Skills: SystemVerilog RTL design 100Gb Ethernet, PCIe Gen5, AMBA/AXI Deep understanding of FPGA/Adaptive SoC design flow including P&R and timing closure Vivado/Vitis expertise Python/Tcl scripting Git & CI/CD experience
